

#### II B. Tech I Semester Regular/Supplementary Examinations, October/November - 2019 SWITCHING THEORY AND LOGIC DESIGN

(Com to ECE, EIE and ECC) Time: 3 hours Max. Marks: 70 Note: 1. Question Paper consists of two parts (Part-A and Part-B) 2. Answer ALL the question in Part-A 3. Answer any FOUR Questions from Part-B PART –A 1. a) What do you mean by Weighted code? Give examples. (3M)b) Define the Boolean function. (2M)c) List the applications of Multiplexers (3M)d) What are the merits of PAL.? (2M)e) What are the differences between synchronous and asynchronous sequential circuits (2M) f) Write the procedure for state diagram reduction? (2M) PART -B a) Convert the following numbers into decimal numbers 2. (7M)i) 101101110110110<sub>2</sub> ii) A0CB.EE 16 b) Perform the subtraction (-6) - (-13) using signed 2's complement representation. (7M)a) For the given Boolean function F=x y' z + x' y' z + w' x y + w x' y + w x y3. (7M) i. Simplify the function to minimal literals using Boolean algebra. ii. Construct the logic diagram using only NOR gates b) Reduce the expression using K-map  $\sum m(0,1,4,5,7,9,11,15)+d(10,14)$ . (7M)4. (7M)a) Design a circuit to convert Excess-3 code to BCD code using discrete Logic gates. b) Realize the Boolean function  $F = \Sigma(1,2,5,7)$  using (i) 8x1 multiplexer (ii) 4x1 (7M) multiplexer Specify the size of a ROM (number of words and numbers bits per word) that will 5. (7M) a) accommodate the truth table of a BCD to seven segment decoder with an enable input and draw the logic diagram. b) Design a BCD to Excess-3 code converter and implement using suitable PLA. (7M) What do you mean by triggering? Explain the various triggering modes with (7M) 6. a) examples. b) Design Mod-10 Counter using T Flip-Flops. (7M) 7. a) Draw the logic diagram of Meelay and Moore models and also explain their (7M) operation with examples b) Explain the minimization procedure for determining the set of equivalent state of a (7M) specified machine M.

## WWW.MANARESULTS.CO.IN

1"1'1111"1""1"1



#### II B. Tech I Semester Regular/Supplementary Examinations, October/November - 2019 SWITCHING THEORY AND LOGIC DESIGN

(Com to ECE, EIE and ECC) Time: 3 hours Max. Marks: 70 Note: 1. Question Paper consists of two parts (Part-A and Part-B) 2. Answer ALL the question in Part-A 3. Answer any FOUR Questions from Part-B \_\_\_\_\_ PART -A 1. a) Define 2421 code. (2M) b) State De-morgan theorems (3M) c) What is encoder? Give examples. (2M) d) Give the comparison between PLA and PAL. (2M) e) What are the differences between Latches and Flip Flops (2M)f) What are the limitations of FSM? (3M) PART -B Explain different methods used to represent negative numbers in binary 2. (7M)a) system. b) Write the following binary numbers in signed 1's complement form and signed (7M)2's complement form using 16 bit registers. (i) +1001010 (ii) -11110000 (iii) -11001100.1 (iv) +100000011.111 a) Obtain the complement of the following Boolean expressions. (4M) 3. (i) AB+A(B+C)+B'(B+D)(ii) A+B+A'B'C b) Simplify the function  $F(w, x, y, z) = \Sigma(1,3,7,11,15)$ , which has the don't care (10M) $d(w, x, y, z) = \Sigma(0, 2, 5)$  using Karnaugh map conditions 4. a) (7M) Explain the priority encoder with a neat logic diagram. Explain the operation of a look ahead adder circuit with neat diagram (7M) b) 5. a) Tabulate the PLA programming table for the four Boolean functions listed (7M) below  $A(x,y,z) = \Sigma (1, 2, 4, 6)$  $B(x,y,z) = \Sigma (0, 1, 6, 7)$  $C(x,y,z) = \Sigma(2,6)$  $D(x,y,z) = \Sigma (1, 2, 3, 5, 7)$ b) Design a BCD to seven segment decoder using PROM (7M)Draw the logic diagram of a JK flip flop and using excitation table. explain its 6. a) (7M) operation.

b) Draw the circuit diagram of Johnson counter using D-flip-flops and explain its (7M) operation with the help of bit pattern.

1 of 2

### WWW.MANARESULTS.CO.IN

1.1.1.1.1.1.1.1.1.1.1

|"|'||||"|"||||

**R16** 

- 7. a) Discuss Mealay Machine models of sequential circuits. (4M)
  - b) Convert the following Mealay machine into a corresponding Moore machine. (10M)

Present	Input, X=0	Input, X=1
State	Next state, output	Next state, output
А	B, 0	E, 0
В	E, 0	D, 0
С	D, 1	A, 0
D	C,1	E, 0

2 of 2

## WWW.MANARESULTS.CO.IN



#### II B. Tech I Semester Regular/Supplementary Examinations, October/November - 2019 SWITCHING THEORY AND LOGIC DESIGN

		(Com to ECE, EIE and ECC)	
Tir	ne: 3	B hours Max. Marks:	70
		<ul> <li>Note: 1. Question Paper consists of two parts (Part-A and Part-B)</li> <li>2. Answer ALL the question in Part-A</li> <li>3. Answer any FOUR Questions from Part-B</li> </ul>	
		<u>PART –A</u>	
1.	a)	Concert $(0.513)_{10}$ to octal	(3M)
	b)	Obtain the dual of A'B+A'BC'+A'BCD+A'BC'D'E	(2M)
	c)	What is binary subtractor?	(2M)
	d)	Give the basic structure of PLA.	(3M)
	e)	What is Race around condition?	(2M)
	f)	What is a state diagram?	(2M)
		PART -B	
2.	a)	Represent (199) <sub>10</sub> in the following code: (i) Binary (ii) BCD (iii) 2421 (iv) 84-2-1.	(8M)
	b)	Convert the following. i. $AB_{16} = ()_{10}$ ii. $1234_8 = ()_{10}$ iii. $10110011_2 = ()_{10}$	(6M)
3.	a)	Simplify the following Boolean function to a minimum number of literals. F (A, B, C)= $\sum (1,4,5,6,7)$ .	(4M)
	b)	For the given function $F(A, B, C, D, E) = \Sigma(0, 1, 2, 3, 4, 5, 9, 10, 16, 17, 18, 19, 20, 22, 25, 26) + \Sigma d (7, 11, 12, 13, 15, 23, 27, 28, 29, 30).$ Obtain minimal SOP expression using K-Map.	(10M)
4.	a)	Explain how a decoder can be converted into a de-multiplexer with relevant block diagrams and truth tables.	(7M)
	b)	Realize a 3 to 8 decoder using 2 to 4 decoder and other required gates.	(7M)
5.	a)	Implement the following Boolean functions using a PAL that has four sections with three product terms each. F1 (A, B, C, D) = $\sum$ (2, 12, 13) and F2 (A, B, C, D) = $\sum$ (7, 8, 9, 10, 11, 12, 13, 14, 15)	(10M)
	b)	Compare PROM, PLA and PAL.	(4M)

# WWW.MANARESULTS.CO.IN

|"|'||||"|"|||||

## WWW.MANARESULTS.CO.IN

2 of 2

Code No: R1621042

6.	a)	Using the method of flip flop conversion carry out the conversion flop to D flip flop.	from JK flip	(7M)
-	b)	Design a decade counter using RS flip flops.		(/M)
1.	a)	Distinguish between Meelay & Moore machines		(4M)

b) Design a Moore type sequence detector to detect a serial input sequence of 101. (10M)



		SWITCHING THEORY AND LOGIC DESIGN	
Time: 3 hours (Com to ECE, EIE and ECC) Max. Marks: 70			
		<ul> <li>Note: 1. Question Paper consists of two parts (Part-A and Part-B)</li> <li>2. Answer ALL the question in Part-A</li> <li>3. Answer any FOUR Questions from Part-B</li> </ul>	
		<u>PART –A</u>	
1.	a)	Concert $(0.513)_{10}$ to hexadecimal	(3M)
	b)	Obtain the Complement of ABEF+ABE'F'+A'B'EF	(2M)
	c)	What are the applications of full adders?	(2M)
	d)	Describe a programming table with respect to PLDS.	(3M)
	e)	What is toggle condition in a flip flop?	(2M)
	f)	What is the significance of reduction of state tables.	(2M)
		<u>PART -B</u>	
2.	a)	Implement the function $F(A,B,C,D) = \sum m(0,2,3,4,6,7,9,10,12,15)$ with the following four level forms. i) NAND-AND ii) NOR-OR iii) OR -AND	(6M)
	b)	Given the 8-bit data word 10111001, generate the 12-bit composite word for the Hamming code that corrects and detects signals error.	(8M)
3.	a)	Simplify the following Boolean function using K –Map method in POS form. $F=\Pi(2,3,4,6,9,11,12,13)$ .	(7M)
	b)	Simplify the following Boolean function using Tabulation method. $Y(A,B,C,D) = \Sigma(1,3,5,8,9,11,15)$	(7M)
4.	a)	Design a 4 bit carry look ahead adder circuit.	(7M)
	b)	Implement $64 \times 1$ multiplexer with four $16 \times 1$ and one $4 \times 1$ multiplexer (use only block diagram).	(7M)
5.	a)	Given a 32 x 8 Rom chip with an enable input, show the external connection necessary to construct a 128 x 8 Rom with four chips and a decoder.	(10M)
	b)	Explain the merits & demerits of PROM	(4M)
6.	a)	Draw the logic diagram of RS flip flop and explain its operation.	(7M)
	b)	Design a 4 bit ring counter using D flip-flops and explain its operation with the help of bit pattern.	(7M)
7.	a)	Explain the following related to sequential circuits with suitable examples. a)State diagram b)State assignment	(8M)
	b)	Discuss Moore Machine model Rof segurnarial circuits. CO. IN	(6M)

# II B. Tech I Semester Regular/Supplementary Examinations, October/November - 2019